


- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.


The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole.



$$V_{DS} = 100V$$

$$R_{DS(on)} = 0.036\Omega$$

$$I_D = 42A$$



TO-247AC

Absolute Maximum Ratings


	Parameter	Max.	Units
I_D @ $T_C = 25^\circ C$	Continuous Drain Current, V_{GS} @ 10V	42	A
I_D @ $T_C = 100^\circ C$	Continuous Drain Current, V_{GS} @ 10V	30	
I_{DM}	Pulsed Drain Current ①⑤	140	
P_D @ $T_C = 25^\circ C$	Power Dissipation	160	W
	Linear Derating Factor	1.1	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy②⑤	420	mJ
I_{AR}	Avalanche Current①⑤	22	A
E_{AR}	Repetitive Avalanche Energy①	16	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑤	5.0	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	0.95	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient	—	40	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0V$, $I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.11	—	V/°C	Reference to 25°C , $I_D = 1mA$ ⑤
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.036	Ω	$V_{GS} = 10V$, $I_D = 23A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
g_{fs}	Forward Transconductance	14	—	—	S	$V_{DS} = 25V$, $I_D = 22A$ ⑤
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS} = 100V$, $V_{GS} = 0V$
		—	—	250		$V_{DS} = 80V$, $V_{GS} = 0V$, $T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
Q_g	Total Gate Charge	—	—	110	nC	$I_D = 22A$
Q_{gs}	Gate-to-Source Charge	—	—	15		$V_{DS} = 80V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	58		$V_{GS} = 10V$, See Fig. 6 and 13 ④⑤
$t_{d(on)}$	Turn-On Delay Time	—	11	—	ns	$V_{DD} = 50V$
t_r	Rise Time	—	56	—		$I_D = 22A$
$t_{d(off)}$	Turn-Off Delay Time	—	45	—		$R_G = 3.6\Omega$
t_f	Fall Time	—	40	—		$R_D = 2.9\Omega$ See Fig. 10 ④⑤
L_D	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	13	—		
C_{iss}	Input Capacitance	—	1900	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	450	—		$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	230	—		$f = 1.0MHz$, See Fig. 5⑤



Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	42	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①⑤	—	—	140		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$, $I_S = 23A$, $V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	180	270	ns	$T_J = 25^\circ\text{C}$, $I_F = 22A$
Q_{rr}	Reverse Recovery Charge	—	1.2	1.8	μC	$di/dt = 100A/\mu s$ ④ ⑤
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

② Starting $T_J = 25^\circ\text{C}$, $L = 1.7mH$
 $R_G = 25\Omega$, $I_{AS} = 22A$. (See Figure 12)

③ $I_{SD} \leq 22A$, $di/dt \leq 180A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$,
 $T_J \leq 175^\circ\text{C}$

④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.

⑤ Uses IRF1310N data and test conditions.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS

TO-247AC Outline


Technical drawing of a mechanical part, likely a bracket or plate, showing dimensions in millimeters and inches. The drawing includes a top view and a side view. Key dimensions include overall width of 15.90 (.626) and 15.30 (.602), overall height of 20.30 (.800) and 19.70 (.775), and various hole diameters and positions. A table of hole data is provided at the bottom right.

Dimensions (mm / inches):

- Overall Width: 15.90 (.626) / 15.30 (.602)
- Overall Height: 20.30 (.800) / 19.70 (.775)
- Top Section Width: 3.65 (.143) / 3.55 (.140)
- Top Section Height: 5.50 (.217)
- Bottom Section Width: 2.40 (.094) / 2.00 (.079)
- Bottom Section Height: 14.80 (.583) / 14.20 (.559)
- Bottom Section Width (3X): 1.40 (.056) / 1.00 (.039)
- Bottom Section Height: 3.40 (.133) / 3.00 (.118)

Table of Hole Data:

Hole Type	Diameter (mm)	Position (mm)	Material	Notes
Top Section	3.65 (.143)	3.55 (.140)	M	D B M
Top Section	5.50 (.217)	5.50 (.217)	M	C A S
Bottom Section	2.40 (.094)	2.00 (.079)	M	C A S
Bottom Section	1.40 (.056)	1.00 (.039)	M	C A S



1 DIMENSIONING & TOLERANCING
PER ANSI Y14.5M, 1982.
2 CONTROLLING DIMENSION : INCH.
3 CONFORMS TO JEDEC OUTLINE
TO-247-AC.

1 - GATE
2 - DRAIN
3 - SOURCE
4 - DRAIN

TO-247AC

Diagram illustrating the marking on the IRFPE30 MOSFET package:

- INTERNATIONAL RECTIFIER LOGO**: Points to the IR logo.
- PART NUMBER**: Points to the text **IRFPE30**.
- ASSEMBLY LOT CODE**: Points to the text **3A1Q 9302**.
- DATE CODE (YYWW)**: Points to the text **YY = YEAR** and **WW WEEK**.

International
IOR Rectifier

Visit us at www.irf.com for sales contact information. 07/02